



MOSFET Modeling for Low Temperature Analog Circuit Design

Patrick MARTIN

CEA-LETI

Grenoble, France

E-mail: pmartin2@cea.fr

Acknowledgements



- **Christian Enz**
- **Pioneering work of F. Théodoloz (EPFL)**
- **Matthias Bucher**
- **Analog designers from LETI : J.L. Martin, F. Rothan, ...**
- **Ch. Chancel for experimental support**
- **French Ministry of Defense and CEA**

Outline of presentation




- **Why CMOS at low temperature ?**
- **Some studied CMOS processes at LT**
- **Compact MOSFET model for analog circuit design**
- **Examples of simulation**
- **Low frequency noise**
- **Transistor matching**
- **Summary and conclusion**

Keywords: analog MOSFET, weak & moderate inversion, low temperature, low frequency noise, transistor matching

Why CMOS at LT ? Higher saturation drain current ?

I_{dsat} 77 K / I_{dsat} 293 K vs. drawn length



⇒ Velocity saturation is the main effect limiting short-channel devices performance at LT

Saturation drain current



$$E < E_{\text{crit}} : I_{\text{d,sat}} = \frac{1}{2} \mu C_{\text{ox}} \frac{W}{L} (V_{\text{g}} - V_{\text{t}})^2$$

$$E > E_{\text{crit}} : I_{\text{d,sat}} = C_{\text{ox}} W v_{\text{sat}} (V_{\text{g}} - V_{\text{t}})$$

$$E_{\text{crit}} \approx 5 \times 10^3 \text{ V/cm at } 300 \text{ K}$$

$$v_{\text{sat}} \approx 10^7 \text{ cm/s at } 300 \text{ K}$$

$$v_{\text{sat}} 77 \text{ K} / v_{\text{sat}} 300 \text{ K} \approx 1.2-1.3$$

So why CMOS at LT ?




- Design of infrared image sensors [high performance, high complexity (1 Mpixel), 77 K – 200 K]
- Simulation of hybrid CMOS analog read-out circuits
- No SPICE parameters at LT from CMOS foundries
- Validity of BSIM3v3 (Berkeley), EKV 2.6 (EPFL), MM9 (Philips) at $T < 200$ K ?
- Importance of weak - moderate inversion regimes
- Need to develop a specific analog model and extract DC, AC, 1/f noise and matching parameters

IRCMOS circuits designed at CEA-LETI

cea


IRCMOS 77 K



1024 x 1024 pitch 15 μ m

Hybridisation by indium bumps

Herschel /PACS 0.3 K



CEA-LETI 1024 x 1024 MW-IRFPA $p=15\text{ }\mu\text{m}$ $T=77\text{ K}$

cea



Studied CMOS processes (1/2)



- **0.7 μm - 5 V standard CMOS process:**
 - **Single gate process (N^+ poly-Si):**
 - NMOS: surface channel ($\text{TCV}_\text{N} \approx 1 \text{ mV/K}$)**
 - PMOS: buried channel ($\text{TCV}_\text{P} \approx 2 \text{ mV/K}$)**
 - **AeroSense, SPIE Symposium (Orlando 2001)**

- **0.5 μm - 3.3 V standard CMOS process:**
 - **Single gate process (N^+ poly-Si)**


Studied CMOS processes (2/2)



- **0.35 μm - 3.3 V standard CMOS process:**
 - **Single gate process (N^+ poly-Si):**
 - NMOS: surface channel ($\text{TCV}_\text{N} \approx 1 \text{ mV/K}$)**
 - PMOS: buried channel ($\text{TCV}_\text{P} \approx 2 \text{ mV/K}$)**
 - **WOLTE-5 (Grenoble 2002)**

- **0.21 μm - 1.8 V std. process:**
 - **Dual gate process: NMOS & PMOS surf. channels only ($\text{TCV}_\text{N} \approx \text{TCV}_\text{P} \approx 1 \text{ mV/K}$) + Pocket implants**
 - **MIXDES (Lodz 2003) & WOLTE-6 (Noordwijk 2004)**

The standard version of the EKV model at LT: main problem




NMOS 77 K $T_{ox}=150$ nm $W/L=20/20$ μm $V_{ds}=50$ mV [1]

The standard version of the EKV model at LT: main problem

cea

μ_{eff} vs. E_{eff}




1/ Coulomb scatt.

2/ Phonon scatt.

3/ SR scatt.

Matthiessen



$$Q_i = f(x), x = 0 \rightarrow L$$

(From M. Bucher, CMC meeting, June 2004)

The LT version of the EKV 2.6 model: main improvement



- New charge-based mobility model:

$$\mu = \frac{\mu_0}{\left(\frac{E_{\text{eff}}}{E_{\text{CO}}}\right)^{-\alpha_1} + \left(\frac{E_{\text{eff}}}{E_{\text{PH}}}\right)^{\frac{1}{3}} + \left(\frac{E_{\text{eff}}}{E_{\text{SR}}}\right)^2} \quad \text{with } E_{\text{eff}} = \frac{q (\eta Q_i + Q_b)}{\epsilon_{\text{Si}}}$$

- 5 parameters: μ_0 , α_1 , E_{CO} , E_{PH} , E_{SR}
- Local mobility → global mobility through integration along the channel

Freeze-out effects at LT

cea




-130 °C ~ 140 K

Freeze-out effects at LT



- 1. Freeze-out effects in substrate ($T \leq 10$ K)**
- 2. Freeze-out effects in buried channel PMOS**
- 3. Freeze-out effects in LDD zones**

1. Freeze-out effects at very LT



Ids(Vds)


Gds(Vds)

T = 4.2 K (L⁴He) : kink effect + hysteresis

2. Freeze-out effects in buried channel PMOS




Subthreshold swing in 0.5 μm CMOS with single N⁺ poly-Si gate



2. Freeze-out effects in buried channel PMOS



0.35 μm CMOS with single N^+ poly-Si gate




- Degradation of the weak inversion slope ($T < 200$ K)
- New parameter: NUO (1st-order estimation)

2. Freeze-out effects in buried channel PMOS



0.21 μm CMOS with dual poly-Si gate: no buried channel




- Less important degradation of the weak inversion slope
- Parameter NUO still needed: $NUO=1.9$ PMOS, $NUO=1.5$ NMOS

3. Freeze-out effects in LDD zones: NMOS 77 K




Strong influence on Gds at $T \leq 150$ K in prev. processes

0.35 μm CMOS process



Not modelised

0.21 μm CMOS process



No freeze-out effects in 0.21 μm tech.
Influence of pockets ?

Some examples of simulation




- **ELDO circuit simulator (Mentor Graphics)**
 - + UDM/CMPI (User Defined Model)**
 - **UTMOST (Silvaco) for parameter extraction & optimization**
-
- ✓ **On 0.21 μm CMOS process**
 - ✓ **After parameter optimisation: $L_{\min} < L < 20 \mu\text{m}$; $W_{\min} < W < 20 \mu\text{m}$; weak/moderate/strong inversion**

Ex: NMOS transfer characteristics at 77 K (1/2)




Linear (ohmic) regime $V_{ds} = 50 \text{ mV}$

Drain current I_d



Gate transconductance G_m




Negative transconductance G_m

Ex: NMOS transfer characteristics at 77 K (2/2)




Saturation $V_{ds} = 2.5$ V

Drain current I_d







Gate transconductance G_m



Ex: PMOS transfer characteristics at 77 K

Linear regime $V_{ds} = -50 \text{ mV}$

Saturation $V_{ds} = -2.5 \text{ V}$




Ex: Short-channel PMOS at 77 K




$W/L=20/0.32$

$I_d(V_g)$ Lin & Log




$I_d(V_d)$



Ex: Long-channel NMOS 0.35 μm CMOS




Drain current I_d



— exp
— sim

NMOS output
characteristics
77 K


Drain conductance G_{ds}



Pocket implants & long channel MOSFETs





NMOS drain conductance 77 K long-channel ($L = 20 \mu\text{m}$)



- Important degradation of G_{ds} in saturation (≈ 1 decade)
- Effect not specific to LT; same problem at RT

AC parameters vs. temperature



Low frequency noise at LT




1/f noise model in std. EKV 2.6 :

$$S_{Id} \left(A^2 / Hz \right) = \frac{KF G_m^2}{W L C_{ox} f^{AF}}$$


LF noise and evolution with temperature



NMOS




PMOS



After optimization in weak & moderate inversion

LFN model: test from weak to strong inversion



NMOS $T = 77$ K
 $f = 1$ Hz
 $|V_{ds}| = 1.8$ or 3.3 V
 $W_{min} < W < 20$ μm
 $L_{min} < L < 20$ μm


- Better agreement:
$$S_{Id} = \frac{KF G_m^{EF}}{W L C_{ox} f^{AF}}$$

- For 0.5, 0.35 & 0.21 μm CMOS, single & dual gate processes, RT & LT: $1.8 < EF < 2.3$ (tech. dependent)

LFN model: test from weak to strong inversion



Normalized noise spectral density




PMOS $T = 77 \text{ K}$
 $f = 1 \text{ Hz}$
 $|V_{ds}| = 1.8 \text{ or } 3.3 \text{ V}$
 $W_{min} < W < 20 \mu\text{m}$
 $L_{min} < L < 20 \mu\text{m}$

MOSFET matching at low temperature

cea

$$\sigma^2(\Delta P) = \frac{A_P^2}{WL}$$



Pelgrom model (1989)

($P = V_{TO}, \beta, \gamma$)

$$\sigma^2(\Delta P) = \frac{A_P^2}{WL} + S_P^2 D^2$$

Transistor matching: parameter extraction




- **NMOS & PMOS modules (21 transistors ; 6 different sizes : $W \times L = 12.6 \times 12.6, \dots 0.5 \times 0.35 \mu\text{m}^2$; $D = 14 \mu\text{m}$)**
- **$P = V_{TO}$ (threshold voltage), K_P (current factor), $GAMMA$ (substrate coefficient)**
- **Extracted parameters: AV_{TO} , AK_P , $AGAMMA$**
- **Measurements in linear regime at RT, 200 K & 77 K**
- **Matching data at LT: very scarce in literature**

Transistor matching: results on a 0.35 μm CMOS process with single N⁺ poly-Si gate




$T_{\text{ox}} = 7.5 \text{ nm}$


Threshold voltage



Current factor



Substrate coeff.



Transistor matching: results




- In general, poorer matching at LT
- Notable exception : threshold voltage of PMOS with buried channel ; AVTO extremely small at 77 K (same behavior on PMOS 0.7 μm N⁺ gate process)

MOSFET matching parameters: verification in saturation



$\sigma(\Delta I_d) / I_d$ (%) vs. I_d



Strong inversion :

$$\frac{\sigma(\Delta I_d)}{I_d} = \sqrt{\frac{\sigma^2(\Delta \beta)}{\beta^2} + 4 \frac{\sigma^2(\Delta V_{TO})}{(V_{GS} - V_{th})^2}}$$

Weak inversion :

$$\frac{\sigma(\Delta I_d)}{I_d} = \frac{1}{n V_t} \sigma(\Delta V_{TO})$$

NMOS 77 K $V_{ds}=3.3$ V $V_{bs}=0$ V

MOSFET matching parameters: implementation in ELDO ?



EKV 2.6 Model Equations:

5.5 Short distance matching

Random mismatch between two transistors with identical layout and close to each other is in most cases suitably described by a law following the inverse of the square root of the transistors' area. The following relationships have been adopted:

$$VTO_a = VTO + \frac{AVTO}{\sqrt{NP \cdot W_{eff} \cdot NS \cdot L_{eff}}} \quad (27)$$

$$KP_a = KP \cdot \left(1 + \frac{AKP}{\sqrt{NP \cdot W_{eff} \cdot NS \cdot L_{eff}}} \right) \quad (28)$$

$$GAMMA_a = GAMMA + \frac{AGAMMA}{\sqrt{NP \cdot W_{eff} \cdot NS \cdot L_{eff}}} \quad (29)$$

These model equations are only applicable in Monte-Carlo and sensitivity simulations.

NOTE: since negative values for both KP_a and $GAMMA_a$ are not physically meaningful, these are clipped at zero.

Summary and conclusion



- **Specific model based on std. EKV 2.6**
- **2 main improvements: mobility, weak inv. slope degrad.**
- **Only 6 additional parameters**
- **0.7 - 0.5 - 0.35 and 0.21 μm CMOS std. bulk processes**
- **EKV-LT model implemented in ELDO and UTMOST**
- **Still compact and continuous charge-based model**
- **Additional results on LF noise and transistor matching evolution with temperature**
- **Excellent tool for analog IC design at LT**

References



[1] F. Théodoloz, C. Enz, M. Bucher, Charge Based MOS Transistor Mobility Modelling Applicable at Low Temperature, unpublished EPFL Technical Report

[2] P. Martin, M. Bucher and C. Enz, MOSFET Modeling and Parameter Extraction for Low Temperature Analog Circuit Design, 5th European Workshop on Low Temperature Electronic (WOLTE-5), Grenoble, June 2002

[3] P. Martin and M. Bucher, MOSFET Modeling for Low Temperature (77 K – 200 K) Analog Circuit Design, MIXDES-03, Lodz, Poland, June 2003

[4] P. Martin and M. Bucher, Comparison of 0.35 and 0.21 μm CMOS Technologies for Low Temperature Operation (77 K – 200 K) and Analog Circuit Design, 6th European Workshop on Low Temperature Electronic (WOLTE-6), ESTEC, Noordwijk, The Netherlands, June 2004